

# MBMV06

*9. Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation  
von Schaltungen und Systemen  
Dresden, Germany*

## **Reduction of Leakage Currents with Mixed Gates in Deep Submicron Technologies**

Frank Sill, Claas Cornelius, Dirk Timmermann

University of Rostock

Institute of Applied Microelectronics and Computer Engineering



# Outline


1. Motivation
2. Basics
3. Mixed Gates
4. Algorithm
5. ISCAS – Benchmarks
6. Conclusion




# 1. Motivation



# Why Thinking about Leakage?



# Trend: Power



S. Borkar, '05



# Focus of this Work



1. Modification of established Leakage Reduction Approach (DTCMOS)
2. Allocation algorithm



# 2. Basics



# Power Dissipation in CMOS



- $I_{sub}$  occurs if  $V_g < V_{th}$
- carriers move by diffusion along surface
- $I_{gate}$  caused by direct tunneling through gate oxide





# Power & Delay Dependence

$$P = p_t \cdot f_{CLK} \cdot C_L \cdot V_{DD}^2 + I_0 \frac{W_T}{W_0} \cdot 10^{\frac{-V_{TH}}{S}} \cdot V_{DD}$$

w.o. gate leakage

$$t_d = \frac{k \cdot Q}{I} = \frac{k' \cdot C_L \cdot V_{DD}}{(W/L) \cdot (V_{DD} - V_{TH})^{\alpha_K}}$$



Sakurai, '01

# Power & Delay Dependence



$$P = p_t \cdot f_{CLK} \cdot C_L \cdot V_{DD}^2 + I_0 \frac{W_T}{W} \cdot 10^{\frac{-V_{TH}}{S}} \cdot V_{DD} \quad t_d = \frac{k \cdot Q}{I} = \frac{k' \cdot C_L \cdot V_{DD}}{(W/I) \cdot (V - V_{th})^{\alpha_K}}$$

## Problem:

fast transistors with high power dissipation (low  $V_{th}$ )


or

slow transistors with low power dissipation (high  $V_{th}$ )



Sakurai, '01

# $T_{ox}$ vs. Delay and Leakage



# $T_{ox}$ vs. Delay and Leakage

Inverter (PBTM 65nm)

## Problem:

fast transistors with high power dissipation (low  $T_{ox}$ )

or

slow transistors with low power dissipation (high  $T_{ox}$ )

1,40E-09 1,60E-09 1,70E-09 1,80E-09 2,00E-09 2,20E-09

Thickness of gate oxide ( $T_{ox}$ ) [m]



# Dual $V_{th}$ (DTCMOS) / Dual $T_{ox}$ (DToCMOS)

- Use different  $V_{th}$ 's /  $T_{ox}$ 's
  - use **lower**  $V_{th} / T_{ox}$  for devices **on** the critical paths
  - use **higher**  $V_{th} / T_{ox}$  for devices **off** the critical paths
- Decrease power without performance penalty
- Approaches at:
  - Gate level (V.Sundararajan et al., LPED'99)
  - Transistor level (L.Wei et al., DAC'99)

# 3. Mixed Gates



# Mixed Pull-Down/Up-Paths


**Goal (for fast gates):** keep the delay while leakage decreases

if all transistors in gates are dimensioned regularly  
( = PMOS and NMOS have same resistance)

→ different output slopes

up to now: sizing of transistors

➔ **idea:** use different  $V_{th} / T_{ox}$  within a gate to adapt the slopes




# Mixed Stacks


**Goal:** additional gate types at constant mask count

only two gate types in DTCMOS / DToCMOS at gate level (HVTO, LVTO)

→ problem: more LVTO gates after optimization as needed to keep the delay




**idea:** mixed  $V_{th} / T_{ox}$  within a gate (stack & Pull-up/Pull-down path)





# MG - Paths




Up to now: *two kinds of cells*  
(DTCMOS/DToCMOS)

MG-CMOS

# 4. Algorithm



# Slack



# Weight $\psi_n$


$$\psi_n = I_{leak\_diff} \cdot (1 + t_{slack} - t_{diff}) \cdot (pos_{weight})^{-0.5}$$

$I_{leak\_diff}$  = difference of leakage of weighted gate type compared to leakage of current gate type

$t_{diff}$  = difference of delay of weighted gate type compared to delay current gate type

$$pos_{weight} = \sum_{gate\_inputs} + \sum_{connected\_gates\_on\_output}$$


# Allocation algorithm




# 5. ISCAS - Benchmarks



# LVT vs. MG



# DTCMOS vs. MG





# 5. Conclusion

- Subthreshold current and gate oxide leakage dominate leakage power
- Mixed Gates (MG) combine advantages of DTCMOS and DToCMOS at transistor and gate level
- Average 65% (vs. *LVT*) and 18% (vs. *DTCMOS*) leakage reduction at constant delay

# Thank you!

*Contact:*

email: [frank.sill@uni-rostock.de](mailto:frank.sill@uni-rostock.de)

Tel.: +49 381 4987278

