


## Static CMOS

- Reliable
- Scalable
- Automated design tools available
- Good compromise of speed, size, power consumption



Static CMOS has been and still is the dominating circuit technique

## Current Situation and Outlook

### Issues of current and future technologies:


Power dissipation, Power density, Leakage currents, Interconnects, Parameter variability, Costs, Crosstalk, Clock distribution, Productivity, Memory-Wall, Verification, Reliability, ...

	Chip-Area	Power consumption	Performance
General Purpose Processors (GPP)	2X	2-3X	~1.4X

„Power outperforms Performance.“



## Dynamic logic

- Fast
- Power hungry
- Susceptible to noise
- Difficult to implement






Continuously used to boost performance  
E.g. Intel Pentium 4 [Deleganes, 2004]  
IBM Power4 [Warnock, 2002]  
Sun Sparc V9 [Heald, 2000]

## Implementation of Dynamic Logic Styles





- 90nm Technology (Infineon)
- Low  $V_{th}$  Transistor types




## Results for Power, Delay, Reliability and Design-Flow

### Comparison of Power and Delay:




**Reliability** is endangered and has to be costly monitored due to:

- Charge leakage
- Charge sharing
- Power supply noise
- Crosstalk
- Clock skew and more ...



$$\text{Capacity Ratio} = \frac{\text{PDN's internal capacitance}}{\text{Capacitance of the dynamic node}}$$

### Possible Design-Flow:



[Flügel, 2001]



In cooperation with:



**University of Rostock, Germany**

Institute of Applied Microelectronics and Computer Engineering